Skip to content

Commit

Permalink
Merge tag 'riscv-for-linus-5.9-mw1' of git://git.kernel.org/pub/scm/l…
Browse files Browse the repository at this point in the history
…inux/kernel/git/riscv/linux

Pull RISC-V fix from Palmer Dabbelt:
 "I collected a single fix during the merge window: we managed to break
  the early trap setup on !MMU, this fixes it"

* tag 'riscv-for-linus-5.9-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux:
  riscv: Setup exception vector for nommu platform
  • Loading branch information
torvalds committed Aug 16, 2020
2 parents 5bbec3c + 76d4467 commit d84835b
Showing 1 changed file with 17 additions and 8 deletions.
25 changes: 17 additions & 8 deletions arch/riscv/kernel/head.S
Original file line number Diff line number Diff line change
Expand Up @@ -77,16 +77,10 @@ relocate:
csrw CSR_SATP, a0
.align 2
1:
/* Set trap vector to exception handler */
la a0, handle_exception
/* Set trap vector to spin forever to help debug */
la a0, .Lsecondary_park
csrw CSR_TVEC, a0

/*
* Set sup0 scratch register to 0, indicating to exception vector that
* we are presently executing in kernel.
*/
csrw CSR_SCRATCH, zero

/* Reload the global pointer */
.option push
.option norelax
Expand Down Expand Up @@ -144,9 +138,23 @@ secondary_start_common:
la a0, swapper_pg_dir
call relocate
#endif
call setup_trap_vector
tail smp_callin
#endif /* CONFIG_SMP */

.align 2
setup_trap_vector:
/* Set trap vector to exception handler */
la a0, handle_exception
csrw CSR_TVEC, a0

/*
* Set sup0 scratch register to 0, indicating to exception vector that
* we are presently executing in kernel.
*/
csrw CSR_SCRATCH, zero
ret

.Lsecondary_park:
/* We lack SMP support or have too many harts, so park this hart */
wfi
Expand Down Expand Up @@ -240,6 +248,7 @@ clear_bss_done:
call relocate
#endif /* CONFIG_MMU */

call setup_trap_vector
/* Restore C environment */
la tp, init_task
sw zero, TASK_TI_CPU(tp)
Expand Down

0 comments on commit d84835b

Please sign in to comment.