Skip to content
View hfyfpga's full-sized avatar
3 followers · 42 following

Block or report hfyfpga

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@Johnmc104
Zhenghao He Johnmc104
I loved EE before I learn it.

Hangzhou, China

@SingularityKChen
SingularityKChen SingularityKChen
I am a slow walker, but I never walk back.

NTU, Singapore / UESTC, Sichuan, China

@hdl-util
HDL Util hdl-util
Various MIT/Apache 2.0 licensed IP for FPGAs
@VimfulDang
VimfulDang
@ATaylorCEngFIET
Adam Taylor ATaylorCEngFIET
Adam Taylor is an expert in design and development of embedded systems and FPGA's for several end applications.

http://adiuvoengineering.com/ United Kingdom

@seabeam
seabeam
@ultraembedded
ultraembedded
CPU designs, digital HW IP, emulation and embedded system projects

UK

@www-asics-ws
Rudolf Usselmann www-asics-ws
ASICS/FPGA/System Design House. IP Cores and design services. From Concept to final product. Architecture, Design, Implementation.

ASICS World Services, Co. Ltd.

@enjoy-digital
enjoy-digital

EnjoyDigital France

@sunyata000
sunyata000

WUHAN

@courageheart
courageheart
@VerificationExcellence
Verification Excellence VerificationExcellence
Comprehensive knowledge base for Functional Verification

Online

@vim
Vim - the text editor vim
The github base for core Vim
@zhouqinghua
zhouqinghua
@openhwgroup
OpenHW Group openhwgroup

Ottawa, Ontario, Canada

@jbush001
Jeff Bush jbush001

United States

@riscv-mcu
RISC-V Microcontroller riscv-mcu
Open Source Software for RISC-V Microcontroller
@msaligane
Mehdi Saligane msaligane
@KastnerRG
Kastner Research Group KastnerRG
Kastner Research Group projects

UC San Diego

@riscv-admin
RISC-V Administrative Materials riscv-admin
The Open-Standard Instruction Set Architecture

Zurich, CH

@hughperkins
Hugh Perkins hughperkins
@ic-lab-duth
Integrated Circuits Lab @ DUTH ic-lab-duth
Research Lab focusing on the design and verification of Digital Integrated Circuits at ECE department of DUTH

Xanthi, Greece

@VerticalResearchGroup
Vertical Research Group VerticalResearchGroup

University of Wisconsin Madison

@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@ZipCPU
Dan Gisselquist ZipCPU

Gisselquist Technology, LLC

@FreeCores-Robot
FreeCores Robot FreeCores-Robot

FreeCores The Interwebs

@pulp-platform
pulp-platform
@freecores
FreeCores freecores
A home for open source hardware cores
@T-head-Semi
T-Head Semiconductor Co., Ltd. T-head-Semi
@kaushalmodi
Kaushal Modi kaushalmodi
Command-line, emacs, Org mode, hugo, Nim

@analogdevicesinc North Carolina, USA

@zhajio1988
Jude Zhang zhajio1988
A digital verification engineer.

Freestyle

@amiq-consulting
AMIQ Consulting amiq-consulting
AMIQ Consulting was founded in 2003 to provide design and pre-silicon verification services.

AMIQ Consulting Bucharest, Romania

@1c7
ZhengCheng 1c7
远程工作中（2020年2月至今）以前做过字幕组（播放量 400 万）。博客写技术和生活。

广州

@troyguo
troyguo
IC Verification, Linux Kernel.

Shanghai, China

@steveicarus
Stephen Williams steveicarus
@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@SI-RISCV
SI-RISCV
Deprecated account, please go to @riscv-mcu for latest hbird e203 riscv support, @Nuclei-Software for commercial Nuclei RISC-V Software support

@riscv-mcu

@muneebullashariff
Muneeb Ulla Shariff muneebullashariff
I am Muneeb from Bangalore, India. I love coding and creating aesthetic verification architectures. I am dedicated, hardworking and a great team-player.

Mirafra technologies Pvt Ltd Bangalore, India

@PacoReinaCampo
Francisco Javier Reina Campo PacoReinaCampo
I am an Electronic Engineer specialized in digital design and verification, with emphasis on Hardware Description Languages ((System)Verilog, VHDL).

QueenField Abu Dhabi

@cliffordwolf
Claire Wolf cliffordwolf

Vienna

@tudortimi
Tudor Timi tudortimi
Verification Engineer by day, Verification Gentleman by night.

Verification Gentleman

@darknessomi
Ruiti Zhang darknessomi
Live long and prosper

NoCode HangZhou, China