Skip to content
View fluctlight001's full-sized avatar

Block or report fluctlight001

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cpu_for_nscscc2022_single cpu_for_nscscc2022_single Public

    2022年龙芯杯个人赛 单发射110M(含icache)

    VHDL 44

  2. Generic-Cache-Module Generic-Cache-Module Public

    适用于龙芯杯团队赛入门选手的应急cache模块

    Verilog 21

  3. cpu_for_nscscc2020 cpu_for_nscscc2020 Public

    2020龙芯杯个人赛 简易双发射60M(含ibuffer)

    Verilog 34 7

  4. Nova132 Nova132 Public

    A classic five stage pipelined processor

    Verilog 13 2

  5. nscscc2022_single_tools nscscc2022_single_tools Public

    龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)

    Verilog 46 2

  6. Nova164_RV_I Nova164_RV_I Public

    RV64I 5-stags-pipeline core

    Verilog 4