Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[cd] Bump CIRCT from firtool-1.65.0 to firtool-1.66.0 #3831

Merged
merged 2 commits into from
Feb 17, 2024
Merged

[cd] Bump CIRCT from firtool-1.65.0 to firtool-1.66.0 #3831

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
ef2f11c
Update BoringUtils test for FIRRTL 4.0 (#3816)
seldridge Feb 9, 2024
a2619b4
[cd] Bump CIRCT from firtool-1.65.0 to firtool-1.66.0
chiselbot Feb 16, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion etc/circt.json
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,3 +1,3 @@
{
"version": "firtool-1.65.0"
"version": "firtool-1.66.0"
}
4 changes: 2 additions & 2 deletions src/test/scala/chiselTests/BoringUtilsTapSpec.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -341,8 +341,8 @@ class BoringUtilsTapSpec extends ChiselFlatSpec with ChiselRunners with Utils wi
".v_0_out (", // rwprobe target.
".v_1_in (inputs_1)", // rwprobe target.
// Ref ABI. Names of internal signals are subject to change.
"`define ref_Foo_Foo_outV_0_out child.v_0_out",
"`define ref_Foo_Foo_outV_1_in child.v_1_in"
"`define ref_Foo_outV_0_out child.v_0_out",
"`define ref_Foo_outV_1_in child.v_1_in"
)("v_1_out")
}

Expand Down
Loading