Skip to content
View bmindur's full-sized avatar
0 followers · 1 following

Highlights

  • Pro

Block or report bmindur

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  2. verilog-axi verilog-axi Public

    Forked from alexforencich/verilog-axi

    Verilog AXI components for FPGA implementation

    Verilog

  3. verilog-i2c verilog-i2c Public

    Forked from alexforencich/verilog-i2c

    Verilog I2C interface for FPGA implementation

    Verilog

  4. verilog-uart verilog-uart Public

    Forked from alexforencich/verilog-uart

    Verilog UART

    Verilog

  5. myhdl myhdl Public

    Forked from myhdl/myhdl

    The MyHDL development repository

    Python

  6. verilog-lfsr verilog-lfsr Public

    Forked from alexforencich/verilog-lfsr

    Fully parametrizable combinatorial parallel LFSR/CRC module

    Verilog