Skip to content
View anlit75's full-sized avatar

Highlights

  • Pro

Block or report anlit75

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
anlit75/README.md

I’m Currently Working on...


My GitHub Stats

 

github contribution grid snake animation

Get in Touch! 📬

My Website   Github   Mail   LinkedIn


Credit:Ting-An Cheng
Last Edited on:12/11/2023

Pinned Loading

  1. ADPLL ADPLL Public

    All Digital Phase-Locked Loop (ADPLL)

    Verilog 1 1

  2. CCU-Thesis-LaTeX-Template CCU-Thesis-LaTeX-Template Public template

    Unofficial LaTeX templates for both master's thesis and doctoral dissertations at National Chung Cheng University. 國立中正大學碩博士論文LaTex模板

    TeX 14 2

  3. HDLBits HDLBits Public

    Verilog practice and solutions on HDLBits website

    Verilog

  4. SV-TBLab SV-TBLab Public

    SystemVerilog Testbench Workshop Lab

    SystemVerilog

  5. tt05-4bits-ALU tt05-4bits-ALU Public

    This 4-bit ALU (Arithmetic Logic Unit) is a digital computation unit capable of executing 16 different operations.

    Verilog

  6. anlit75.github.io anlit75.github.io Public

    My Portfolio Website

    HTML