Computer Architecture Experiment The Experiment of Course Computer Architecture Whole Target 32 bit 5-stage pipeline Support 31 MIPS Instruction Resolve Structural Hazard Resolve Data Hazard Resolve Control Hazard Support Interrupt Support Data Cache