-
chipyard Public
Forked from ucb-bar/chipyardAn Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
XiangShan Public
Forked from OpenXiangShan/XiangShanOpen-source high-performance RISC-V processor
-
chisel Public
Forked from chipsalliance/chiselChisel: A Modern Hardware Design Language
Scala Apache License 2.0 UpdatedJun 4, 2024 -
-
mill Public
Forked from com-lihaoyi/millYour shiny new Java/Scala build tool!
Scala MIT License UpdatedMay 31, 2024 -
difftest Public
Forked from OpenXiangShan/difftestCo-simulation framework for Xiangshan
C++ Mulan Permissive Software License, Version 2 UpdatedMay 21, 2024 -
NutShell Public
Forked from OSCPU/NutShellRISC-V SoC designed by students in UCAS
Scala Other UpdatedMay 20, 2024 -
XiangShan-doc Public
Forked from OpenXiangShan/XiangShan-docDocumentation for XiangShan
TeX Creative Commons Attribution 4.0 International UpdatedMay 19, 2024 -
riscv-boom Public
Forked from riscv-boom/riscv-boomSonicBOOM: The Berkeley Out-of-Order Machine
Scala BSD 3-Clause "New" or "Revised" License UpdatedMay 17, 2024 -
testchipip Public
Forked from ucb-bar/testchipipScala BSD 3-Clause "New" or "Revised" License UpdatedMay 13, 2024 -
chiseltest Public
Forked from ucb-bar/chiseltestThe batteries-included testing and formal verification library for Chisel-based RTL designs.
Scala Other UpdatedMay 6, 2024 -
cde Public
Forked from chipsalliance/cdeA Scala library for Context-Dependent Environments
Scala Apache License 2.0 UpdatedApr 25, 2024 -
scala3 Public
Forked from scala/scala3The Scala 3 compiler, also known as Dotty.
Scala Apache License 2.0 UpdatedApr 11, 2024 -
-
rocket-chip Public
Forked from chipsalliance/rocket-chipRocket Chip Generator
-
nvdla-wrapper Public
Forked from ucb-bar/nvdla-wrapperWraps the NVDLA project for Chipyard integration
Verilog UpdatedMar 11, 2024 -
riscv-mini Public
Forked from ucb-bar/riscv-miniSimple RISC-V 3-stage Pipeline in Chisel
Scala Other UpdatedMar 11, 2024 -
riscv-crypto Public
Forked from riscv/riscv-cryptoRISC-V cryptography extensions standardisation work.
C Creative Commons Attribution 4.0 International UpdatedMar 8, 2024 -
riscv-torture Public
Forked from ucb-bar/riscv-tortureRISC-V Torture Test
-
caliptra-rtl Public
Forked from chipsalliance/caliptra-rtlHW Design Collateral for Caliptra RoT IP
SystemVerilog Apache License 2.0 UpdatedJan 6, 2024 -
opentitan Public
Forked from lowRISC/opentitanOpenTitan: Open source silicon root of trust
SystemVerilog Apache License 2.0 UpdatedJan 4, 2024 -
arm64_programming_practice Public
Forked from runninglinuxkernel/arm64_programming_practiceC UpdatedDec 23, 2022 -
vim-pathogen Public
Forked from tpope/vim-pathogenpathogen.vim: manage your runtimepath
-
-
tabular Public
Forked from godlygeek/tabularVim script for text filtering and alignment
Vim Script Other UpdatedApr 8, 2022 -
chisel-tutorial Public
Forked from ucb-bar/chisel-tutorialchisel tutorial exercises and answers
Scala Other UpdatedJan 6, 2022 -
systemverilog.vim Public
Forked from nachumk/systemverilog.vimSystemVerilog vim scripts
Vim Script GNU General Public License v2.0 UpdatedDec 16, 2021 -
e200_opensource Public
Forked from SI-RISCV/e200_opensourceDeprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
Verilog Apache License 2.0 UpdatedMar 24, 2021 -
-