Skip to content
View AB-QuantIC's full-sized avatar
  • Quant-IC
  • Thailand

Block or report AB-QuantIC

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  2. occamy occamy Public

    Forked from pulp-platform/occamy

    A high-efficiency system-on-chip for floating-point compute workloads.

    Python

  3. pulpissimo pulpissimo Public

    Forked from pulp-platform/pulpissimo

    This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

    SystemVerilog

  4. axi axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog

  5. snitch_cluster snitch_cluster Public

    Forked from pulp-platform/snitch_cluster

    An energy-efficient RISC-V floating-point compute cluster.

    SystemVerilog

  6. uvm-components uvm-components Public

    Forked from pulp-platform/uvm-components

    Contains commonly used UVM components (agents, environments and tests).

    SystemVerilog