#
ytliu74
Follow
🎯
Working..
First year PhD student in Computer Engineering.
-
Arizona State University
- Tempe, AZ
-
06:47
(UTC -07:00)
Highlights
- Pro
Starred repositories
2
results
for source starred repositories
written in SystemVerilog
Clear filter
A minimal GPU design in Verilog to learn how GPUs work from the ground up
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication