Skip to content
/ vivado-risc-v Public
forked from eugene-tarassov/vivado-risc-v

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

0 stars 186 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

reitowo/vivado-risc-v

BranchesTags
 
 

Repository files navigation

Original Readme

vivado-risc-v for REITO

Add REITO support in vivado-risc-v

Suggestions

Use tio to connect to the board via USB serial, it supports control characters and colors.

Mirror apt

deb [arch=riscv64] http://mirror.sjtu.edu.cn/debian-ports unstable main
deb [arch=riscv64] http://mirror.sjtu.edu.cn/debian-ports unreleased main

sudo apt -y --allow-unauthenticated --allow-insecure-repositories -o "Acquire::https::Verify-Peer=false" update 
sudo apt -y --allow-unauthenticated -o "Acquire::https::Verify-Peer=false" install ca-certificates gnupg
sudo apt-key adv --keyserver keyserver.ubuntu.com --recv-keys 8D69674688B6CB36  
sudo apt-key export 8D69674688B6CB36 | sudo gpg --dearmour -o /etc/apt/trusted.gpg.d/apt.gpg
sudo apt update

sudo gpg --keyserver keyserver.ubuntu.com --recv-keys 8D69674688B6CB36 
sudo gpg -a --export 8D69674688B6CB36 | sudo apt-key add -

About

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

12 tags

Packages

No packages published

Languages

  • C 38.6%
  • Tcl 37.1%
  • Java 18.8%
  • Verilog 3.3%
  • ANTLR 0.8%
  • Scala 0.5%
  • Other 0.9%