{"payload":{"header_redesign_enabled":false,"results":[{"id":"202575196","archived":false,"color":"#b2b7f8","followers":26,"has_funding_file":false,"hl_name":"princeofpython/Computer-Architecture","hl_trunc_description":"Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":202575196,"name":"Computer-Architecture","owner_id":47978078,"owner_login":"princeofpython","updated_at":"2021-05-01T19:53:40.032Z","has_issues":true}},"sponsorable":false,"topics":["cpu","processor","verilog","pipelining","alu","risc-v","riscv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aprinceofpython%252FComputer-Architecture%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/princeofpython/Computer-Architecture/star":{"post":"73N9jl1rQzOZ3fpBX3t7Jjue-W-Z02aqN5DBADNpeTTZ4i98xG-rXMMe3E4mDhJcAnrFC5v8bwUgTQvNt-_h1g"},"/princeofpython/Computer-Architecture/unstar":{"post":"1yqtlKciN_KyQVOWdQSrl34hQ0h5FgrZB-EphC704KNRuQ-SsPK5AdB4_0ItSrejrXtHi0Jy3MNv4bZs1aspgQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pim66ZlrBokDMynHrG8J0O7h7UMRRmPUTBD2vfVMM2MnbbElhJKzcL4ZMNNa150rLUif3--7TbN6HBuiYyLhqQ"}}},"title":"Repository search results"}