{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"dromajo","owner":"bsg-external","isFork":true,"description":"RISC-V RV64GC emulator designed for RTL co-simulation","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":5,"starsCount":0,"forksCount":63,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-26T22:14:12.603Z"}},{"type":"Public","name":"HardFloat","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":3,"starsCount":8,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-28T06:54:43.648Z"}},{"type":"Public","name":"hammer-bsg-plugins","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-03T05:31:06.213Z"}},{"type":"Public","name":"ee478-designs-project","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-26T23:48:30.338Z"}},{"type":"Public","name":"cocotb","owner":"bsg-external","isFork":true,"description":"cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":502,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-24T21:21:48.628Z"}},{"type":"Public","name":"DRAMsim3","owner":"bsg-external","isFork":true,"description":"DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":2,"issueCount":0,"starsCount":0,"forksCount":139,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-13T20:32:09.994Z"}},{"type":"Public","name":"bsg_dramfs_mklfs","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-22T06:10:10.041Z"}},{"type":"Public","name":"riscv-dbg","owner":"bsg-external","isFork":true,"description":"RISC-V Debug Support for our PULP RISC-V Cores","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":72,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-09T21:45:39.574Z"}},{"type":"Public","name":"hammer","owner":"bsg-external","isFork":true,"description":"HAMMER: Highly Agile Masks Made Effortlessly from RTL","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":55,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-13T19:02:20.302Z"}},{"type":"Public","name":"hammer-cadence-plugins","owner":"bsg-external","isFork":true,"description":"Hammer plugins for Cadence tools","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-13T18:57:43.209Z"}},{"type":"Public","name":"ee477-designs-final-project","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-03T01:40:12.376Z"}},{"type":"Public","name":"ee477-designs-module1","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-25T02:07:18.109Z"}},{"type":"Public","name":"ee477-designs-module0","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-25T02:06:46.068Z"}},{"type":"Public","name":"ee477-designs-module3","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-25T02:06:12.458Z"}},{"type":"Public","name":"ee477-designs-module2","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-25T02:05:42.730Z"}},{"type":"Public","name":"ee477-hammer-cad","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-10T05:23:32.681Z"}},{"type":"Public","name":"cppSaif","owner":"bsg-external","isFork":true,"description":"cpp parser for SAIF file","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-26T07:40:46.841Z"}},{"type":"Public","name":"OpenSTA","owner":"bsg-external","isFork":true,"description":"OpenSTA engine","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":172,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-13T22:57:54.743Z"}},{"type":"Public","name":"riscv-ocelot","owner":"bsg-external","isFork":true,"description":"Ocelot: The Berkeley Out-of-Order Machine With V-EXT support","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":418,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-31T03:45:21.182Z"}},{"type":"Public","name":"flute","owner":"bsg-external","isFork":false,"description":"Rectilinear Steiner Minimal Tree Algorithm (Chu/Wong TCAD 2007)","allTopics":[],"primaryLanguage":{"name":"Prolog","color":"#74283c"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-26T16:47:55.032Z"}},{"type":"Public","name":"gapbs","owner":"bsg-external","isFork":true,"description":"GAP Benchmark Suite","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":132,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-03-17T00:37:01.614Z"}},{"type":"Public","name":"GPU-BSW","owner":"bsg-external","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":6,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-26T22:35:59.411Z"}},{"type":"Public","name":"freedom-u-sdk","owner":"bsg-external","isFork":true,"description":"Freedom Unleashed Software Development Kit","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":124,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-28T18:36:09.464Z"}},{"type":"Public","name":"riscv-pk","owner":"bsg-external","isFork":true,"description":"RISC-V Proxy Kernel","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":307,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-28T03:09:22.176Z"}},{"type":"Public","name":"OpenRAM","owner":"bsg-external","isFork":true,"description":"An open-source static random access memory (SRAM) compiler.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":200,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-22T11:50:02.772Z"}},{"type":"Public","name":"basejump_stl_regression","owner":"bsg-external","isFork":true,"description":"BaseJump STL Regression Infra","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":97,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-14T21:37:40.948Z"}},{"type":"Public","name":"systemc","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-05T04:35:49.511Z"}},{"type":"Public","name":"ariane","owner":"bsg-external","isFork":true,"description":"Ariane is a 6-stage RISC-V CPU capable of booting Linux","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":674,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-12T06:49:28.832Z"}},{"type":"Public","name":"riscv-isa-sim","owner":"bsg-external","isFork":true,"description":"Spike, a RISC-V ISA Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":832,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-15T22:02:57.692Z"}},{"type":"Public","name":"TestFloat","owner":"bsg-external","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-12-19T08:00:52.705Z"}}],"repositoryCount":35,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"bsg-external repositories"}