Skip to content
View alinaivanovaoff's full-sized avatar
51 followers · 74 following

Organizations

@ArlineQ

Block or report alinaivanovaoff

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

9 stars written in Verilog
Clear filter

analogdevicesinc / hdl

HDL libraries and projects

Verilog 1,495 1,508 Updated Oct 4, 2024

seldridge / verilog

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Verilog 549 139 Updated Mar 15, 2018

NetFPGA / netfpga

NetFPGA 1G infrastructure and gateware

Verilog 363 141 Updated Apr 11, 2019

steveicarus / ivtest

Regression test suite for Icarus Verilog. (OBSOLETE)

Verilog 116 49 Updated Mar 2, 2023

freecores / verilog_cordic_core

configurable cordic core in verilog

Verilog 43 13 Updated Jul 17, 2014

freecores / video_stream_scaler

Video Stream Scaler

Verilog 39 14 Updated Jul 17, 2014

alinealves / CORDIC-Vectoring-em-Verilog

Códigos e simulações do CORDIC modo Vectoring na linguagem de descrição de hardware Verilog.

Verilog 5 1 Updated Feb 21, 2014

esonghori / CordicAlgorithm

Implementation of CORDIC Algorithm Using Verilog

Verilog 3 1 Updated Jan 19, 2016

Mehanik / ledCubePlane

LED cube plane driver on FPGA

Verilog 1 1 Updated Dec 22, 2012